

AMENDMENTS TO THE CLAIMS

Kindly amend claims 1, 3, and 5 as shown in the following listing of claims. The listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims

1. (Currently Amended) A multi-streaming microprocessor core, for executing instruction streams running within the multi-streaming microprocessor core at any time, the multi-streaming microprocessor core comprising:
instruction queues, each corresponding to each of the instruction streams, said each of said instruction queues comprising:
a read pointer, for pointing to an oldest instruction, said oldest instruction having not yet been dispatched;
a write pointer, for pointing to a newest valid instruction;
first instructions, for dispatch to one or more functional units;
store instructions, for dispatch to a data cache, wherein said store instructions direct write operations; and
load instructions, for dispatch to said data cache, wherein said load instructions direct read operations;
wherein said each of said instruction queues retains up to 8 instructions already dispatched so that they can be dispatched again in the case that a short backward branch is encountered;
a bypass structure within, coupled to said data cache, for receiving said store instructions, said bypass structure comprising multiple elements, wherein, if said write operations hit in said data cache, data corresponding to said write operations are stored in one or more of said elements in said bypass structure before said data is written to said data cache; and

address matching logic, coupled to said bypass structure ~~within said data cache~~, for receiving said load instructions, wherein said read operations use said address matching logic to search said elements of said bypass structure to identify and use any one or more of said elements representing more recent data than that stored in said data cache.

2. (Previously Presented) The multi-streaming microprocessor core as recited in claim 1, wherein said read operations and said write operations are limited to 32 bits, and wherein said elements comprise six elements.

3. (Currently Amended) A multi-streaming microprocessor core, for executing instruction streams running within the multi-streaming microprocessor core at any time, the multi-streaming microprocessor core comprising:

instruction queues, each corresponding to each of the instruction streams, said each of said instruction queues comprising:

a read pointer, for pointing to an oldest instruction, said oldest instruction having not yet been dispatched;

a write pointer, for pointing to a newest valid instruction;

first instructions, for dispatch to one or more functional units;

store instructions, for dispatch to a data cache, wherein said store instructions direct write operations; and

load instructions, for dispatch to said data cache, wherein said load instructions direct read operations;

wherein said each of said instruction queues retains up to 8 instructions already dispatched so that they can be dispatched again in the case that a short backward branch is encountered;

a bypass structure within, coupled to said data cache, for receiving said store instructions, said bypass structure comprising multiple elements, wherein, if said write operations hit in said data cache, data corresponding to said write operations are stored in one or more of said elements in said bypass structure before said data is written to said data cache;

address matching logic, coupled to said bypass structure within said data cache, for receiving said load instructions, wherein said read operations use said address matching logic to search said elements of said bypass structure to identify and use any one or more of said elements representing more recent data than that stored in said data cache; and

switching logic, coupled to said bypass structure within said data cache, for determining where a newest version of said more recent data resides based on bytes, and wherein one of said read operations matches on multiple elements of said bypass structure.

4. (Previously Presented) The multi-streaming microprocessor core as recited in claim 3, wherein said read operations and said write operations are limited to 32 bits, and wherein said elements comprise six elements.
5. (Currently Amended) A method for eliminating stalls in read and write operations to a data cache within a multi-streaming microprocessor core, comprising:
providing multiple instruction streams to corresponding instruction queues, said providing comprising:
within each of the corresponding instruction queues, first pointing to an oldest instruction that has not yet been dispatched;
within each of the corresponding instruction queues, second pointing to a newest valid instruction;
within each of the corresponding instruction queues, first dispatching first instructions to one or more functional units;

within each of the corresponding instruction queues, second dispatching
store instructions to a data cache, wherein the store instructions
direct write operations; and operations;

within each of the corresponding instruction queues, third dispatching load
instructions to the data cache, wherein the load instructions direct
read operations; operations; and

within each of the corresponding instruction queues, retaining up to 8
instructions already dispatched so that they can be dispatched
again in the case that a short backward branch is encountered;

first receiving the store instructions in a bypass structure within that is coupled to
the data cache, wherein the bypass structure comprises multiple elements,
and wherein, if the write operations hit in the data cache, storing data
corresponding to the write operations in one or more of the elements in the
bypass structure before the data is written to the data cache; and

second receiving the load instructions in address matching logic within the data
cache, wherein the read operations use the address matching logic to
search the elements of the bypass structure to identify and use any one or
more of the elements representing more recent data than that stored in the
data cache.

6. (Previously Presented) The method as recited in claim 5, wherein the read and write operations are limited to 32 bits, and wherein the multiple elements comprise six elements.
7. (Previously Presented) The multi-streaming microprocessor core as recited in claim 1, wherein said instruction queues comprise eight instruction queues, each corresponding to each of eight instruction streams.
8. (Previously Presented) The multi-streaming microprocessor core as recited in claim 7, wherein up to two of said read operations are dispatched to said data cache across all of said eight instruction streams in each cycle.

9. (Previously Presented) The multi-streaming microprocessor core as recited in claim 7, wherein up to two of said write operations are dispatched to said data cache across all of said eight instruction streams in each cycle.
10. (Previously Presented) The multi-streaming microprocessor core as recited in claim 1, wherein said data cache is dual ported.
11. (Previously Presented) The multi-streaming microprocessor core as recited in claim 1, wherein said instruction streams are based on the MIPS instruction set architecture.
12. (Previously Presented) The multi-streaming microprocessor core as recited in claim 1, wherein one of said read operations matches on more than one of said elements of said bypass structure, and wherein switching logic determines a newest version of a given item of said data based on bytes.
13. (Previously Presented) The multi-streaming microprocessor core as recited in claim 12, wherein said one of said read operations gets its value from different locations, some of which are in said data cache and some of which are in said bypass structure.
14. (Previously Presented) The multi-streaming microprocessor core as recited in claim 3, wherein said instruction queues comprise eight instruction queues, each corresponding to each of eight instruction streams.
15. (Previously Presented) The multi-streaming microprocessor core as recited in claim 14, wherein up to two of said read operations are dispatched to said data cache across all of said eight instruction streams in each cycle.
16. (Previously Presented) The multi-streaming microprocessor core as recited in claim 14, wherein up to two of said write operations are dispatched to said data cache across all of said eight instruction streams in each cycle.
17. (Previously Presented) The multi-streaming microprocessor core as recited in claim 3, wherein said instruction streams are based on the MIPS instruction set architecture.

18. (Previously Presented) The method as recited in claim 5, wherein said providing comprises:
issuing eight instruction streams to eight corresponding instruction queues.
19. (Previously Presented) The method as recited in claim 18, wherein up to two of the read operations are dispatched to the data cache across all of the eight instruction streams in each cycle.
20. (Previously Presented) The method as recited in claim 18, wherein up to two of the write operations are dispatched to the data cache across all of the eight instruction streams in each cycle.
21. (Previously Presented) The method as recited in claim 5, wherein said providing comprises:
basing the instruction streams on the MIPS instruction set architecture.
22. (Previously Presented) The method as recited in claim 5, wherein one of the read operations matches on more than one of the elements of the bypass structure, and wherein switching logic determines a newest version of a given item of the data based on bytes.
23. (Previously Presented) The method as recited in claim 22, wherein the one of the read operations gets its value from different locations, some of which are in the data cache and some of which are in the bypass structure.